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Abstrace El (PCM-30) Stream is a European 
Telecommunication standard for communication of 
daralwoice channels in a digital nehvork. This poper will 
deal with the design and implementation of0 tramparent 
stream analper, capoble ofhandling (up to 2 Mbps) E l  
stream and analyzing 30 wice /data channels using an 
out-oflband Conpzon Channel S i p l i n g  System number 7 
(CCSS7) protocol. The analper is capable of generating 
an El sfread and thus can be used for generarion, 
monitoring and blocking of channels. The Analyzer can 
perform analysis and maintenance ofEl (Z.048Mbps) 
lines. As our a d p e r  performs the analysisfinctions in 
the sofiare it is very flexible and can perform many 
odditional fiatures such as algorifhm and protocols 
testing and analysis. The workable synchronous Finite 
Stare Machine (FSM) design ofanalyzer is implemented in 
Verilog and verified on Altera P FLEXIOK70 FPGA along 
with its subsequent interfaEing with PC through Enhanced 
Parallel Port. 
Keywords: Pulse Code Modulation (PCW, Finite State 
Machine (FSM). Common Channel Signalmg System 
number 7(CCSS7), Fteld Proqammoble Gate Array 
(FPGA) 
1. INTRODUCTION 
The El  stream is captured and synchronized by 
passing thmugh the synchronous module and after that 
channel extraction module extracts the channel 16 (CCSS7) 
and pass it to Parallel Port module whichh;msfers the data 
to PC where they are analyzed. All of these modules are 
FSM based and are controlled by a master controller 
which also helps in establishing communication with the 
PC. This paper will deal with the design and 
implementation of these modules in Verilog. 
a) El (PCM-30) datahoice Stream 
Links between Local Exchanges (LEs) and the 
backbone network and links between backbone switches 
(also know as ‘Yrunks) cany many PCM E l  streams 
using Time Division Multiplexing (TDM) Ill. TDM 
combines 64 Kbps voice streams to higher order 
bandwidth streams, with the aggregate link bandwidth 
being a function of the number of voice streams the link 
carries. A synchronous Time Division Multiplexer has n 
input links and one output link, which are at least n times 
faster. Each set of n samples with overhead bits for 
synchronization constitutes a frame. A receiver can extract 
(de-multiplex) each constituent stream by synchronizing to 
frame boundaries as in 121. 
The Nyquist heorem state that for converting an 
analog to digital signal, sampling is required at a minimum 
rate twice that ofthe highest frequency component. Hence, 
to conven a 4 KHz voice signal to a bit stream. it must be 
sampled 8000 times per second. Sampling voice 8000 
times / sec with 8 bit samples, leads to a standard voice 
bandwidth of 64 Kbps (one sample every 1/8OW = 125 p 
sec). The resulting digital signal is known as Pulse Code 
Modulated (PCM) .signal and it is the minimum unit of 
transmission capacity 131. In the ITU-T system, a frame 
consists of 32\ %bit slots; with time slot 0 being used for 
synchronization @ time slot 16 is used for signaling 
CCSS7 (8-biV125 sec = 64 Kbps ). This yields.aggregate 
rate of 32.8 bits I 125 p sec = 2.048 Mbps and the link is 
known as El as in [4), 151. 
b) Common Channel S&nnling System 7 (CCSS7) 
Administered by ITU-T CSS7 common signaling 
system No. 7 is the out of band signaling channel. Out-of- 
band or common channel signalillg is like a packet 
network riding herd on a circuit network 161. With CSS7, 
the common channel protocol used in the telephone 
network, the originating exchange can communicate with 
the terminating exchange, computer to computer, before 
calls are set up 171, 151. This allows eficiency and 
flexibility in the use of network resources. A new set of 
features can now be offered across the network, such as 
caller ID and ISDN. The common channel can identify the 
64kb channel as voice or data, allowing end-to-end ISDN 
and other digital .services. Signaling System 7 (SS7) is 
architecture for performing out-of-band signaling in 
support of the call-establishment, billing, routing, and 
information-exchange functions of the public switched 
telephone network (pSTN)..lt identifies functions to be 
performed by a signaling-system network and a p ro tml  
to enable their performance 181. 
As we have moved towards convergence between the 
public circuit-switched telephone network and the packet- 
switched IP world, SS7 has become the subject of 
significant attention as developers seek to integrate the 
two worlds and leverage the best of both. CSS7 is  
symbiotic to PSTN as well. 
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CSS7 engages out-of-band signaling mechanism, now. 
what does it mean, we have two categories of data on El 
links connecting various tandem exchanges and local 
exchanges, one is actual voice data or text data other is 
call management information data or the information 
required to set up a call between two subscribers, so CSS7 
carries call management data of all the voice channels in 
the El link, making the circuit utilization more efficient 
and fast. CSS7 is based upon message switching; where 
IAM’s (Initial Access Messages) are created and switched 
between various points known as STP (Signal Transfer 
Point), SCP (Service Control Point) and SSP (Service 
Switch Point). So the management data is in the form of 
the messages (packets) which are switched and routed b/w 
these various points instead of engaging public circuits, 
which can now be utilized for actual call data as in [SI. 
The STP (Signal Transfer Point) is the digital sister of a 
switch. 
e) Architecture of CCSS7 
In common with many-signaling protocols, SS7 is 
made up of a layered architecture. Each layer has a 
specific role and responsibility. The lowest 3 layers 
together form the Message Transfer Part or MTP 191. This 
is responsible for the secure and reliable routing of 
messages, the content of which is provided by other, 
higher layers. MTP uses signaling links to route messages 
to the required destinations. Higher layers have different 
functions and are implemented as required by the network. 
Call control (i.e. the establishment and dirconnection of 
calls) is handled by one of a series of Layer 4 Call Control 
Protocols, such as ISUP or TUP as described in [IO]. 
Other functions are built on top of another layer called 
SCCP 1111, Fig.(l) depicts the OS1 1121 equivalent model 
ofthe SS7 architecture. 
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Figure 1 
d) Hardware aspects of analyzer 
OS1 and SS7 protocol. 
Analyzer design intends to capture the El stream and 
extract the information of our interest. The hardware used 
to capture the stream at this fast rate s Altera’s FLEX 
10K70 FPGA operating at a clock of 25.175 M H r  1131. 
The whole system has been synchronously designed. The 
main objective of this system is to either generate an El 
stream or capture a coming stream and pass it through the 
system and capture or transmit any channel on the stream. 
In Reference 1141 the emphasis is on rapid prototyping 
where this design can also be used for such purposes. 
Modules are the basic block of any hardware related 
project. They have special functions and characteristics 
and when combined together they form a system. The best 
way to design any system is to divide it in to different 
parts according to their functionality and then build them 
separately and lest them independently, AAer the testing 
and verification of independent modules they are 
integrated to form the system. Then the whole system is 
tested according to its requirements. This technique of  
system development is known as bottom-up approach. The 
designing of this whole system has been modularized with 
each module doing its intended purpose. The whole 
system has been tested through simulations and verified by 
running it on the hardware. 
e) ALTER4 FLEX EPFIOK’IO 
The EPFIOK7O device is based on SRAM technology. 
It is available in a 240-pin RQFP package and has 3744 
logic elements (LEs) and nine embedded array blocks 
(EA&). Each LE consists of a four-input LUT, a 
programmable flipflop, and dedicated signal paths for 
carry-and-cascade functions. Each EAB provides 2048 bits 
of memory which can be used to create RAM, ROM, or 
fim-in first-out (FIFO) functions. EABs can also 
implement logic functions, such as multipliers, 
micmmntrollers, state machines, and digital signal 
processing (DSP) functions. With 70,000 typical gates, the 
EPFIOK7O device is ideal for intermediate to advance 
digital design systems [131. 
The EPFIOK70 device can be configured in-system 
with ByteBlasterMV download cable. Additionally, 
Maxplus 11 sothvare provided by Altera is used to 
synthesize the design in Verilog and is then programmed 
in the FLEX device. The different pins are also assigned to 
the device using the same sothvare. The board used for 
this project is Altera University Design laboratory Package 
which contains the above mentioned device and its 
associated programmer. 
2. HARDWARE DESIGN OF ANALYZER 
Proposed analyzer design is meant lo capture, 
generate and analyze any voice/data channel and has got 
the capability to communicate with computer. The design 
is synchronous and all the modules work on the system 
clock. The basic line decoder such as Zarlink’s MT9075b 
is assumed to be present so that a TTL level 2Mbps E l  
Sfream and a 2 MHz Clock are input to our FPCA and El  
stream is the output of our hardware. The main system 
hardware design aspects are discussed. 
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a) Main core of the system 
In the implementation of the analyzer the whole 
system has been divided in to different modules according 
to its functionality. The main objective of the system is to 
be capable of generating El stream and also of capturing 
the stream in addition to placement and extraction of any 
channel.. For this purpose there are several modules 
involved with a well defined structure and functionality. 
The main core is shown in Fig. (2) 
Figure 2 Main core ofthe analyzer 
b) Synchronization Module 
El  stream consists of 32 channels with the time slot 0 
(channel I )  being the synchronization channel. The 
purpose of this channel is to synchronize the whole stream 
so that each channel can he well defined. In El stream a 
known panern 9D (hex) is being transmitted on the 
synchronization channel after every alternate frame of 32 
channels 141. In order to synchronize the stream we have 
to search for this 9D (hex) pattern in every alternate frame 
of 32 channels. Once the pattern is matched it keep on 
checking for the synchronization and whenever it is lost it 
will tell the whole system that synchronization is lost and 
will stan searching for synchronization again. 
The whole module of  synchronization is implemented 
in a FSM shown in Fig.(3). The FSM has got 3 states 
where: 
State-l (Not Sync) is the state where no 
synchronization is achieved and the search for 
Frame alignment panem is going on. When ever 
the panern is found it will initiate a counter and 
move to state2. 
State-2 (Panem Found) is the state where pattem is 
detected and if another pattern after the 9-bit 
counter is fully counted is received then it will 
move to state3 which is synchronized state. If after 
the counter has fully counted and the panem is not 
received than it will go back to statel. 
State-3 (Stream Sychronized) is the state where 
the stream is sync,ironized and it will keep on 
checking the incoming stream for synchronization 
and whenever the synchronization is lost it will go 
back to statel. 
In Fig.(4) the flow diagram shows the pragmatic 
working of the module. The El  stream enten the shift 
register where the extracted clock of the demodulator (not 
shown) provides the clock to the shift register. The out put 
of the shift register is the output E l  stream and helps the 
analyzer to be transparent, i.e. the analyzer is invisible to 
the system. 
Figure 3 Shows state diagam far stream synchronization 
The shift register compares the panern to our desired 
9D(hex) pattern and when it recognizes the information it 
starts the counter and as the next pattern appean after 
every alternate frame when counter counts up to 512 and 
the pattern is also there than it will tell the system that the 
stream is synchronized. If synchronization is lost it will 
again go to state I and try to again synchronize the swam. 
The inherent ability of the El trunk to automatically 
synchronize itself to incoming data is a key factor for its 
vide application in telecommunication sector. 
No 1 I 
Figure 4 Flow diagram ofrynshronilation module 
c)  Extractor and Placer Module 
Once the stream is synchronized, each channel location 
from the counter value is known and one can extractor or 
place the information accordingly. The data is extracted or 
placed once the particular timeslot signal is received from 
a sub-module known as 'Timing module'. 
Working of this module is also implemented on state 
machine where input to this state machine is the counter 
values which when matched with the prescribed timeslot 
value it will store the value at that particular instant in 
timeslot data register in case of extraction and if write 
enable is true that it will place the information on the 
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channel. The functionality of this module is shown in Fig. 
( 5 ) .  
d) Timing Module 
El stream 
data-out 
This module is a sub-module of Extractor and Placer 
module and it  gives a pulse of a particular channel when 
ever that channel data is received. This module take 
counter value as input and when the stream is 
synchronized it starts giving the pulses of different 
timeslot on there prescribed output. This module take 
counter value as input and when the stream is 
synchronized it starts giving the pulses of different 
timeslot on there prescribed output. 
principle and is implemented around IEEE 1284 
recommendations (V1.9) whose details are given in [ISj. 
0 E l  stream Generator Module 
In this module there i s  a ROM of capacity 256x1 
placed in an FPGA. The input address of this ROM is an 
&bit auto-reset counter which is incremented by a clock of 
2 MHz. The data in the ROM is predefined. As 256 bits 
are equal to one frame of El stream, so every eight bit 
represents the information in a channel. Once this module 
start working, than the output of the ROM is taken as an 
El  stream input as shown in Fig.(6). Once this is done the 
placer module can be used to place any information on any 
channel. 
g) EPPModule 
False - TNF 0 If in Placer Mode than 
write enable is true and the 
dam will be placed on the 
given channel - In case of Extractor mode 
channel data will be placed 
on the receiver regisrer. C0""ler cValue 
Figure 5 Shows placer and extractor module of an El stream 
a"alyZer. 
These timing signals are used throughout the system. 
For instance, in EPP module they are used to place the 
required channel information for delivery to computer. 
e) Clock Generator Module 
In this module a 2MHz clock has been generated from 
a 25.175 MHz clock. The technique employed is that a 
counter runs at a frequency of 25.1 75 MHz and counts up 
to the value of 6 and toggles a single bit register. This 
register value will give a clock of 50% duty cycle at 2 
MHz required frequency. 
Figure 6 Shows clock and E l  stream generator module 
implemented in FPGA 
EPP port controller such as PC's Parallel port. This 
module remains in the idle state and when it is given 
datdaddress to send to PC it will engage two out of three 
spare bits and in this way PC will know that the device 
wants to send data and will perform the required 
handshaking. During this handshaking the module will 
change the state to either data send state or address send 
state and will go back to idle state when the handshaking 
is over. Similar is the case with receiving data or address. 
The controlling device will put the data in the module by 
going into the read address or data state and the module 
will in turn engage the third spare bit to show that it is 
processing the information and no further data should be 
sent. The module operates at a frequency of 25.175MHz 
which is enough lo provide the required handshaking 
timing requirements. There are certain bits which are used 
to indicate to the system that the data has been received or 
sent so that the system can make use of the information. A 
brief state diagram of EPP module is shown in Fig.(7). 
Figure 7 State diagram of EPP V I  .9 Module 
h) Main controller module 
The main head of all modules is controller. This 
module interacts with different modules and makes them 
into the formation of system. This stands at the top in the 
system hierarchy, This module is used to place the system 
in generation or analyzer mode along with other options, 
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This module also talks with the PC which is the main 
controlling unit in Analyzer. It has got the capacity to send 
either a single channel or all the channels to the PC and it 
can also place the information on single or multiple 
channels. The Main controller modules can be set in 
different modes where the analyzer can act as stream 
generator or stream capturer. In the analyzer hardware 
design the controller can pass any channel to the computer 
and the usage of EPP port makes it possible to transmit the 
whole El  stream to the computer. In such a mode the 
analyzer can be used as an End Point Local Exchange. 
Controller module is also state machine based where each 
option represents a state. The,state can switch to any other 
state depending upon the conditions. If the stream is not 
synchronized than this information is sent to the PC and 
no analysis is made. 
3. EXPERIMENTAL RESULTS 
For testing purposes two Altera’s University Package 
boards, one in the form of El  Stream Generator and thc 
other in the form of capturedanalyzer were employed. The 
CCSS7 data packet was generated in the PC and placed on 
the generator’s channel 16 resewed for transmission of 
signaling information 1161, 1171. The analyzer extracts the 
CCSS7 packet, f“ PCM 30 El stream and passes it on 
to the computer through EPP pon where the Packet is 
analyzed. 
The whole design is synchronous and FSM based 
wllich makes debugging in the hardware convenient One 
of the simulation timing diagrams of our core is shown in 
Fig.@) [IS]. 
makes it flexible and general purpose analyzer. From 
computer the analyzer can be set to operate in different 
available mode as explained below: 
By default the analyzer transfers the Channel 16 
(SS7) to computer which analysis the signaling 
information. 
In stream generator mode the analyzer can generate 
the El stream and signaling as well as voice/data is 
possible to be transmitted on the El link. This can 
also be used to debug the El  links for errors. 
If placed between two El l i n k  the analyzer can act 
as a transparent device and thus can be used for 
monitoring of signaling as well as voiceidata 
information between two exchanges. 
The ability of the analyzer to write on any given 
channel makes it possible to block or transmit 
information on any channel. 
Different encryption decryption algorithms can be 
tested and verified on the analyzer. 
As the analysis is software intensive the analyzer 
can be used to test the new protocols and standards 
by just changing the software. 
- 
5. CONCLUSION 
The design of analyzer is verified by Altera’s 
MAXPLUS II software and then loaded on the 
FLEXIOK7O FPGA. Two prototype analyzers were built 
one for generation of stream and the other for analyzing of 
the stream. The signaling information (SS7) packet was 
placed on channel 16 of the generator and was 
successfully received and analyzed on the other end. 
Standard r ewbi l ih  of code vractices are adopted in the 





Figure 8 Timing diagram oftiming& Synchronizer module. 
In Fig.@) it is shown that when the stream is 
synchronized i.e., the sync bit becomes high, the timeslot 
data is available at respective timing signals. In this timing 
diagram the dafa of each channel can be extracted at its 
respective timing signal. 
4. APPLICATIONS 
The technical support about the project by Mr. Sayed 
Fayyaz Gilani and Mr. Yousuf Ali is highly acknowledged. 
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